[問題] Mealy machine的verilog(作業)

作者: Ori185 (Ori185)   2020-05-31 17:16:03
各位好
我們有一個題目是寫
Please design a circuit to detect the sequence 1101. A sequence detector
produces out = 1 if the consecutive input signals are 1101; otherwise, out =
0.For example,
example 1

Links booklink

Contact Us: admin [ a t ] ucptt.com